Raphael
Interconnect analysis software product

Overview
Raphael™ is a collection of 2D and 3D field solvers and interfaces that provide the ability to obtain accurate interconnect models for different engineering needs. Given today’s deep submicron process technologies, and increasing clock rates, interconnects fundamentally control the overall operating performance of high-speed systems. Interconnect structures must be fully and accurately characterized to ensure on-chip signal integrity. Raphael satisfies this critical industry need by rigorously simulating the resistance, inductance and capacitance with its industry-standard field solvers and interfaces.

Key Features
- Analyze complex on-chip interconnect structures and the influence of process variation
- Create a parasitic database for both foundries and designers to study the effect of design rule change
- Generate accurate capacitance rules for layout parameter extraction (LPE) tools

Raphael
Raphael is designed to simulate the electrical and thermal effects of today’s complex on-chip interconnect. Through Raphael’s easy-to-use graphical user interface (GUI), process technology data are entered and the critical interconnect structures are automatically generated and characterized for capacitance. Following thousands of automated field-solver simulations, Raphael gives the user the ability to conduct full regression analysis to create response surface models (RSM) representing interconnect parasitics.

The potential distribution of an SRAM cell can be simulated by Raphael and viewed by Taurus Visual.
Additionally, capabilities are provided for characterizing structures extracted directly from the layout simulated by Terrain, Synopsys’ product for simulating etch and deposition. Raphael provides the link between process/device engineers and IC designers/layout engineers for understanding the implications of interconnect technology. Process and device engineers who use Raphael to establish process specifications and design rules when developing new technology, can transfer parasitic information to designers via the Raphael Parasitics Database.

**LPE AAM**
The CAD engineer who supports interconnect parasitic extraction has the daunting task of providing accurate capacitance models for the LPE tools. The LPE AAM (Advanced Application Module) within Raphael automatically generates the capacitance models for such LPE tools as Mentor xCalibre and ICextract, and Cadence Dracula and Diva. The integrated solution allows IC designers to obtain more accurate post-layout parameters for full chip and critical net analysis.

**Raphael Parasitics Database**
The Raphael Parasitics Database is the enabling environment for generating parasitic capacitance models. Raphael automatically characterizes the interconnect structures associated with different process technologies. With this capability, engineers can reduce the time required to set up and run simulations from several days or weeks to as little as a single day.

Using Raphael’s GUI, engineers can easily generate capacitance tables and study the effect of process or design rule change. In addition, they can derive the regression equations through a built-in nonlinear optimization program.
Complex Electrical and Thermal Analysis

Raphael contains a collection of 2D and 3D Poisson field solvers to simulate resistance, inductance, capacitance, and potential, electric field, temperature, and current density distribution.

The Terrain interface enables Raphael to easily account for topography effects within an interconnect structure. Terrain is Synopsys’ 2D and 3D etch and deposition simulator, the output of which can be directly read by Raphael to compute the resistance and capacitance of actual, instead of idealized, structures.

Raphael Interconnect Library and SPICE Model Generation

With the Raphael Interconnect Library (RIL), you can easily set up, run and inspect a large number of different simulations. This library is composed of many typical geometries that represent common interconnect structures such as vias, pads and arrays of parallel traces. RIL allows the designer to perform many simulations by setting up a table of input values. A typical run not only produces the lumped values for the resistance, capacitance and inductance, but also generates an associated lumped or distributed SPICE netlist.
Simulation Features
- Calculates capacitance, resistance, characteristic impedance, and potential, temperature and current density distributions
- Simulates floating metals and anisotropic dielectrics
- Solves Poisson’s equation with automatic gridding
- Computes 3D resistance and inductance with skin effect by quasi-magnetostatic approach
- Finite difference method and boundary element method

Outputs
- Lumped electrical elements for capacitance, resistance and inductance.
- SPICE equivalent circuit netlists for library structures.
- Distributions of potential, current density and temperature.
- RSM models from regression analysis.
- Capacitance rule files for LPE tools.

Visualization Tools
- Taurus Visual (1D, 2D and 3D graphics).
- DPlot (2D and 3D graphics).

Interfaces
- IC layout GDSII files interface via Synopsys Layout for cell-level interconnect analysis
- Terrain interface for post-fabrication simulation analysis
- Synopsys' Star-RC, Mentor Graphics xCalibre and ICextract, Cadence Dracula and Diva interfaces for accurate full-chip post layout parameter extraction.

For more information about Synopsys products, support services or training, visit us on the web at www.synopsys.com, contact your local sales representative or call 650.584.5000.